



Title: SHALLOW TRENCH ISOLATION PROCESS AND STRUCTURE WITH
MINIMIZED STRAINED SILICON CONSUMPTION

Inventor(s): Xiang et al.

Appl. No.: 10/755,602

1 / 8




FIG. 1




FIG. 2

Title: SHALLOW TRENCH ISOLATION PROCESS AND STRUCTURE WITH
MINIMIZED STRAINED SILICON CONSUMPTION

Inventor(s): Xiang et al.

Appl. No.: 10/755,602

2 / 8




FIG. 3




FIG. 4

Title: SHALLOW TRENCH ISOLATION PROCESS AND STRUCTURE WITH
MINIMIZED STRAINED SILICON CONSUMPTION

Inventor(s): Xiang et al.

Appl. No.: 10/755,602

3 / 8




FIG. 5




FIG. 6




FIG. 7




FIG. 8

5 / 8




FIG. 9




FIG. 10




FIG. 11




FIG. 12

Title: SHALLOW TRENCH ISOLATION PROCESS AND STRUCTURE WITH
MINIMIZED STRAINED SILICON CONSUMPTION

Inventor(s): Xiang et al.

Appl. No.: 10/755,602

7 / 8




FIG. 13




FIG. 14

8 / 8




FIG. 15